Abstract: This paper explains the working principles, supported by simulation results, of a new converter topology in-tended for HVDC application, called the Alternate Arm Con-verter (AAC). Modular Multilevel Converters deliver small footprints and efficiencies above 99% in their half-bridge format, but only deliver DC-fault blocking with full-bridge sub-modules, and with an unacceptable penalty in efficiency. The Alternate Arm Con-verter (AAC) is a hybrid circuit topology using a mixture of full-bridge sub-modules and director switches which is capable of current control through DC faults while maintaining good efficiency in normal operation. It is hybrid between the modular multi-level converter, because of the presence of H-bridge cells, and the 2-level converter, in the form of director switches in each arm. This converter is able to generate a multi-level AC voltage and, since its stacks of cells consist of H-bridge cells instead of half-bridge cells, they are able to generate higher AC voltage than the DC terminal voltage. This allows the AAC to operate at an optimal point, called the “sweet spot”, where the AC and DC energy flows equal. The director switches in the AAC are responsible for alternating the conduction period of each arm, leading to a significant reduction in the number of cells in the stacks. Furthermore, the AAC can keep control of the current in the phase reactor even in case of a DC-side fault and support the AC grid, through a STATCOM mode. Simulation results and loss calculations are presented in this paper in order to support the claimed features of the AAC.

Keywords: AC-DC power converters, emerging topolo-gies, fault tolerance, HVDC transmission, multi-level converters, power system faults, STATCOM

1. INTRODUCTION

Increasing attention is being paid to HVDC transmission systems, especially because most of the new schemes are intended to connect remote renewable sources to the grid and the most effective way to do it is to transmit the generated power using HVDC instead of HVAC. For offshore HVDC applications, Voltage Source Converters (VSC) are more suitable than Current Source Converter (CSC), thanks to their black-start capability and ability to operate in weak AC grids, such as a network of wind turbine generators. However, compared to CSC, their power ratings are limited and their efficiency somewhat poorer although recent developments in semi-conductor devices are closing the gap in both cases such that VSCs are becoming economically viable as technological solutions in large HVDC schemes; some of them, to be commissioned in the next couple of years.

The Alternate Arm Converter (AAC) is a hybrid voltage source converter topology which combines the IGBT switches (here called the director switches) of a 2-level converter with stacks of Sub-Modules (SMs) similar to those of the Modular Multilevel Converter (MMC). The circuit diagram of an AAC is shown in Fig. 1. It has been demonstrated through simulations in that the AAC exhibits a high power efficiency (>99%) and is able to retain control of the AC side currents during DC-side faults. This is in contrast to the half-bridge MMC, which contains an uncontrolled current path through the anti-parallel diodes in its SMs in the event of a DC-side fault.

The director switches are composed of series connected IGBT modules operating together at the fundamental frequency and directing the AC current toward either the top arm or the bottom arm. The stacks of SMs work in conjunction with their respective director switch and shape the converter voltage into a multilevel staircase voltage waveform, thus ensuring low distortion and minimising the required switching frequency of the semiconductor devices. Twice per AC cycle, both the upper and lower director switches within an arm are closed and in simultaneous conduction for a short period of time. This is referred to as the overlap period. This overlap period can be used to circulate balancing currents between the upper and lower arms of each phase, allowing for the energy stored with the SMs to be controlled. Arm current based control allows zero-current turnoff of the director switches. Previous iterations of the AAC have utilised an overlap in the region of 10 degrees. In this mode of operation the AC current is directly rectified into a DC current waveform that contains a six-pulse ripple. For this reason, a passive DC filter may be required in the form of a large DC inductor and bus capacitor, the size of which can be significant. The AAC in this mode has an operating point where the DC and AC side energies can be perfectly balanced, referred to as the sweet-spot. Operation away from this sweet-spot point is possible by consistently running controlled currents through the converter during
each overlap period. When at the sweet-spot, the AC voltage peak is 27% higher than the DC voltage. This means full-bridge capacitor SMs are required to allow the converter to over-modulate its output voltage. The full-bridge SMs allow the converter to operate under many degraded network conditions including DC faults. In it is further explained that the AAC can operate in different modes during a DC-side fault and provide some levels of reactive power by turning the AAC into a STATCOM converter. A new operational mode of the AAC, aimed at addressing several of the shortcomings of the previous design has recently been proposed. In this new operational mode, an extended overlap (EO) period of 60 degrees is used. This ensures a continuous conduction path for the DC current, allowing a smooth DC current waveform to be achieved. The EO mode of operation also allows the DC and AC side powers to be decoupled, resulting in an elimination of the sweetspot energy relationship between the AC and DC side voltage magnitudes.

Increasing attention is being paid to HVDC transmission systems, especially because most of the new schemes are intended to connect remote renewable sources to the grid and the most effective way to do it is to transmit the generated power using HVDC instead of HVAC. For offshore HVDC applications, Voltage Source Converters (VSC) are more suitable than Current Source Converter (CSC). Given that DC breakers for high power applications are still under development, the lack of other fast protective mechanisms makes this loss of a means to control DC fault current problematic. In, the Double Clamped Submodule (DCS) was suggested as a new type of cell to deal with this issue.

Notwithstanding the advantages brought by this new generation of converter, there are some aspects that can still be improved. The avoidance of the AC filter means that the cells are now one of the bulkiest components of the converter station and cell format requires a physically large capacitor in addition to the set of IGBTs. Half-bridge cells are normally used in preference to H-bridge cells (both illustrated in Fig. 1) in order to reduce the number of devices in conduction at any time and therefore reduce the conduction power loss. Even if this choice is justified by the large cost associated with the power losses, it also means that the converter is vulnerable to a DC-side fault in a similar way to a 2-level converter whereas an H-bridge version would not be. The inability of half-bridge cells to produce a negative voltage results in the conduction of the anti-parallel diodes connected to the IGBTs, thus creating an uncontrollable current path in case of a collapse of the DC bus voltage. Given that DC breakers for high power applications are still under development, the lack of other fast protective mechanisms makes this loss of a means to control DC fault current problematic.

The DCS connects together two half-bridge cells together into one cell through one additional IGBT and two diodes. This configuration offers the possibility of switching in a reverse voltage, similar to the H-bridge cell, in order to respond to the need for negative stack voltage in case of DC-side fault. However the DCS does not fully solve the DC fault issue because (i) only half the available positive voltage can be translated into negative voltage, leaving a voltage deficit from that needed to fully control the current, and (ii) the power losses are increased by 50% compared to using two half-bridge cells during normal operation because of the additional IGBT in the conduction path.
This paper presents the analysis of a new converter topology, which is part of a new generation of VSCs, based on the multi-level approach but also takes some characteristics from the 2-level VSC. As explained through this paper, one of the features of this topology lies in its ability to retain control of the phase current during the loss of the DC-bus voltage, thanks to the presence of H-bridge cells in the arms. The key advantage of this new topology lies in its reduced number of cells, thus it does not compromise on the efficiency of the converter, nor on the number of devices and even saves volume because of the reduced number of cells per arm. A component level simulation of a 20 MW converter is used confirm the claimed characteristics of this new topology.

2. DESCRIPTION OF THE TOPOLOGY

A. Basic Operation

Briefly presented in, the Alternate Arm Converter (AAC) is an hybrid topology which combines features of the 2-level and multi-level converter topologies. As illustrated in Fig. 2, each phase of the converter consists of two arms, each with a stack of H-bridge cells, a director switch and a small arm inductor. The stack of cells are responsible for the multi-step voltage generation, as in a multi-level converter. Since H-bridge cells are used, the voltage produced by the stack can be either positive or negative, thus the converter is able to push its AC voltage higher than the DC terminal voltage if required. The director switch is composed of IGBTs connected in series in order to withstand the maximum voltage which could be applied across the director switch when it is in the open state. The main role of this director switch is to determine which arm is used to conduct the AC current. Indeed, the key feature of this topology is to use essentially one arm per half cycle to produce the AC voltage. By using the upper arm to construct the positive half-cycle of the AC sine wave, and the lower arm for the negative part, the maximum voltage that each stack of cells has to produce is equal to half of the DC bus voltage, which is approximately half the rating of the arm of the MMC.

The resulting voltage and current waveforms of the cells and reactor switches are illustrated in Fig. 3. The aim of the AAC is to reduce the number of cells, hence the volume and losses of the converter station.

The short period of time when one arm finishes its working period and hands over conduction of the phase current to the opposite arm is called the overlap period. Since each arm has an active stack of cells, it can fully control the arm current to zero before opening the director switch, hence achieving soft-switching of the director switch, further lowering the power losses. Although normally short, the overlap period can provide additional control features such as controlling the amount of energy stored in the stacks, as explained in section II-C.

B. DC Fault Management

One of the important characteristics of this converter is the ability of its arms to produce negative voltage. In fact, the AAC already uses this ability to produce a converter voltage higher than the DC terminal voltage without requiring the opposite arm to also produce a higher than normal positive voltage from its stack of cells, provided that the director switch is suitably rated. This ability is put to use in normal operation when the converter produces a voltage which is higher than the DC bus voltage. It can be extended to the case when the DC bus voltage collapses to a low level, e.g. a fault on the DC-side. Given that enough cells are present in the stacks to oppose the AC grid voltage, the converter is thus able to keep all its internal currents under control, in contrast to the 2-level converter or half-bridge version of the MMC. Furthermore, even if the absence of a DC bus voltage means that it is no longer possible to export active power to the DC-side, it does not prevent reactive power exchange with the AC side. Since the arms of the AAC are still operational, the whole converter can now act as a STATCOM, similar to that in...
idealized voltage and current waveforms over one cycle in a phase converter of the AAC, showing the working period of each arm.  

There are some choices over how the director switches are used in this mode, as illustrated in Fig. 4, which lead to different modes that can be achieved by the AAC during a DC-side fault: one arm conducts per half cycle similarly to normal operation, one arm works continuously or the two arms working together, potentially increasing the reactive power capability to 2.0 p.u.  

This STATCOM-mode of managing the converter during DC fault can help to support the AC grid during a DC outage, in contrast to the worsening effect that can be brought about by other topologies because of their inability to control DC-side fault current.  

C. Energy balance  

The ability of the converter to generate relatively fine voltage steps comes from its cells and, more specifically, from the charged capacitors inside. However, since the resultant AC current is flowing through them, the charge of these capacitors will fluctuate over time, depending on the direction of the current and the switching states of the cells. Due to the large number of cells, it is easier to look at the amount of energy which is stored by the stacks of cells as a whole. Assuming that this charge is evenly distributed among the various cells, thanks to some rotation mechanisms, the only requirement left to ensure satisfactory operation of the converter is to keep the energy of the stacks close to their nominal value. To achieve this, the converter has to be operated in such way that the net energy exchange for the stacks over each half cycle is strictly zero. Based on the time functions (1) of $V_{AC}(t)$ and $I_{AC}(t)$

\[
V_{AC}(t) = \hat{V}_{AC} \sin(\omega t)
\]

\[
I_{AC}(t) = \hat{I}_{AC} \sin(\omega t + \phi_{AC}).
\]  

The energy exchange corresponds to the difference between the amount of energy coming from the AC side (2) and going to the DC-side (3).

\[
E_{AC} = \int_{0}^{T/2} V_{AC}(t)I_{AC}(t)dt = \frac{\hat{V}_{AC}\hat{I}_{AC}\cos(\phi_{AC})T}{4}
\]  

\[
E_{DC} = \int_{0}^{T/2} V_{DC}I_{AC}(t)dt = \frac{V_{DC}\hat{I}_{AC}\cos(\phi_{AC})T}{2\pi}
\]  

By equating these two energies, an ideal operating point is identified as described in Equation 4. This operating point is called the ‘sweet spot’ and is defined by a ratio of the AC voltage magnitude to DC voltage magnitude.

\[
\hat{V}_{AC} = \frac{2}{\pi} V_{DC} \iff V_{line} = \frac{2}{\pi} \sqrt{\frac{3}{2}} V_{DC}.
\]  

It is important to remark that this sweet spot specifies an AC peak voltage higher than the DC terminal voltage, i.e. half the DC bus voltage. The converter is thus required to generate its AC voltage in over-modulation mode, at a level approximately 27% higher than the DC terminal voltage ($-4/\pi (V_{dc}/2)$). The presence of H-bridge cells is thus fully justified since these cells are required to provide a negative voltage, thus pushing the voltage higher than the DC terminal voltage. By choosing the turns-ratio of the transformer between the converter and the AC grid in order to obtain the AC voltage of the sweet-spot, the converted energy will flow through the converter without a deficit or surplus being exchanged with the stacks.  

In practice, discrepancies between the converter and its theoretical model (used to derived Equations (2) and (3) leading to Equation (4)) will lead to a small fraction
of the converted energy being exchanged with the stack. To remedy this, the overlap period (i.e., the small period of time when one arm hand over conduction of the phase current to the other arm) can be used to run a small DC current through both arms to the DC-side. This will result in an exchange of energy between the stacks and the DC capacitor, which can be used to balance the energy in the stacks.

D. Number of Devices

The device count in the AAC can be obtained by following a series of steps, given the particular operating mechanism described before. The calculation presented below only gives the minimal requirement under normal operation. An additional margin has to be added to comply with the different operating conditions applied to each project. It is, however, important to note that the stacks of the AAC can generate as much negative voltage as positive voltage; thus, the AAC is able to provide an ac voltage up to 200% of the dc terminal voltage without requiring extra cells.

First, the number of cells is obtained by calculating the maximum voltage that a stack has to produce. Since the two arms of a single-phase converter have to support at least the total dc bus voltage, and assuming a symmetrical construction, this maximum voltage has to be at least half the dc bus voltage. Furthermore, given that this topology is intended to have dc-fault blocking capability, the arms should be able to produce at least the ac peak voltage in order to maintain control over the current in the phase reactor with the dc voltage reduced to zero. Therefore, the stacks should be rated to deliver the ac peak voltage. Since the sweet spot defines the ac peak voltage as 27% higher than half the dc bus voltage, the minimum requirement can then be increased up to the ac peak voltage. However, if dc-fault blocking is not a requirement, this voltage can remain at half the dc bus voltage. Furthermore, the maximum voltage of the stacks also defines how long an arm can stay active beyond the zero-crossing point of the converter voltage in order to provide an overlap period. The longer the overlap period, the higher the voltage that the stack has to produce, hence the more cells are required. Once the maximum voltage of the stack is set, the number of cells is directly obtained by dividing this voltage by the nominal voltage of a cell.

Second, the required number of series IGBTs, which form the director switch, is determined based on the maximum voltage applied across the director switch, as illustrated in Fig. 3. This voltage is the difference between the converter voltage and the voltage at the other end of the director switch, which is connected to the (nonconducting) stack of cells. The nonconducting stack can be set to maximize its voltage in order to lower the voltage across the director switch, taking care not to reverse the voltage across the director switch. Equation (5) summarizes all of these arguments and presents the maximum voltage across the director switch. By implementing the sweet spot definition (4) into (5), it yields (6), a function of the dc bus voltage and the peak stack voltage.

\[
\hat{V}_{\text{Director}} = \hat{V}_{\text{AC}} + \frac{V_{\text{DC}}}{2} - \hat{V}_{\text{Stack}} \quad \text{(5)}
\]

\[
\hat{V}_{\text{Director}} = 4 + \frac{\pi}{2} V_{\text{DC}} - \hat{V}_{\text{Stack}}. \quad \text{(6)}
\]

Table I summarizes the voltage ratings required of the stack of cells and the director switch given three choices made over the need to block dc fault current and the extent of overlap. In defining these voltages, these choices will also determine the number of semiconductor devices in the AAC.

The resulting number of cells per stack is given by (7), where \((V_{\text{cell}})\) is the nominal voltage of a cell

\[
N_{\text{Cell}} = \frac{V_{\text{Stack}}}{V_{\text{Cell}}}. \quad \text{(7)}
\]

Equation (8) presents the total number of semiconductor devices \((N_{\text{IGBT}})\) in a three-phase AAC, with being the number series-IGBTs in the director switch obtained by dividing the maximum voltage of a director switch \((V_{\text{Director}})\) by the voltage applied to an IGBT, here assumed to be the same to the voltage of a cell \((V_{\text{Cell}})\).

\[
N_{\text{IGBT}} = 6 \times (4 \times N_{\text{Cell}} + N_{\text{Director}}). \quad \text{(8)}
\]

Using the dc-fault blocking case (given in Table I) and the definition of the sweet spot (4), the total number of semiconductor devices becomes the value of the following equation:

\[
N_{\text{IGBT}} = 6 \left(4 \hat{V}_{\text{AC}} + \frac{V_{\text{DC}}}{2} \right) \approx 18.28 \frac{V_{\text{DC}}}{V_{\text{Cell}}}. \quad \text{(9)}
\]

3. SIMULATION RESULTS

A. Model Characteristics

In order to confirm the operation of this new topology, a simulation model has been realised in Matlab/ Simulink using the SimPowerSystems toolbox. The characteristics of this model have been chosen in order to reflect a realistic power system, albeit at medium voltage (MV), and key parameters are summarized in Table II. The transformer interfacing the ac grid and the converter has its turns ratio defined such that the converter operates close to the sweet-spot ac voltage, as defined in Section II-C. The number of cells chosen for each stack follows the second case from Table II so that dc-side fault blocking is available. A small additional
allowance was made so that the converter can still operate and block faults with an ac voltage of 1.05 p.u. The choice is therefore for nine cells charged at 1.5 kV each per stack. The minimum number of cells for operation without overlap (sweet spot operation only) and without fault blocking would be seven cells. The choice of nine cells per stack allows the AAC to operate with 1-ms overlap period which is sufficient to internally manage the energy storage within the current rating of the IGBTs (1.2 kA). Finally, a dc filter has been fitted to the AAC model, as illustrated in Fig. 2, and tuned to have critical damping and a cutoff frequency at 50 Hz; well below the first frequency component expected on the dc side which is a six-pulse ripple (i.e., 300 Hz in this model).

**TABLE II**

**CHARACTERISTICS OF THE AAC MODEL**

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active power</td>
<td>±20 MW</td>
</tr>
<tr>
<td>Reactive power</td>
<td>±5 MVAr</td>
</tr>
<tr>
<td>DC bus voltage</td>
<td>20 kV</td>
</tr>
<tr>
<td>Grid-side AC voltage</td>
<td>11 kV</td>
</tr>
<tr>
<td>Converter-side AC voltage</td>
<td>15.56 kV</td>
</tr>
<tr>
<td>Phase reactor</td>
<td>3.9 mH</td>
</tr>
<tr>
<td>Arm inductor</td>
<td>0.5 mH</td>
</tr>
<tr>
<td>DC Filter inductors (x2)</td>
<td>6 mH</td>
</tr>
<tr>
<td>Quality factor of DC inductors at 50 Hz</td>
<td>100 (19 mΩ)</td>
</tr>
<tr>
<td>DC Filter capacitors (x2)</td>
<td>1.05 mF</td>
</tr>
<tr>
<td>Total energy in DC bus capacitors</td>
<td>168 kJ</td>
</tr>
<tr>
<td>DC Filter resistors (x2)</td>
<td>2.00 Ω</td>
</tr>
<tr>
<td>Overlap period</td>
<td>1.0 ms</td>
</tr>
<tr>
<td>Cell voltage</td>
<td>1.5 kV</td>
</tr>
<tr>
<td>Cell capacitor</td>
<td>4.0 mF</td>
</tr>
<tr>
<td>Stacks</td>
<td>9 cells</td>
</tr>
<tr>
<td>Director switches</td>
<td>7 IGBTs</td>
</tr>
<tr>
<td><strong>Converter voltage waveform</strong></td>
<td>19 levels</td>
</tr>
<tr>
<td><strong>Total number of semiconductor devices</strong></td>
<td>258 IGBTs</td>
</tr>
</tbody>
</table>

**B. Performance under normal conditions**

Based on this model, the behavior of the AAC was simulated under normal conditions in order to test its performance. In this section, the converter is running in rectifier mode, converting 20 MW and providing 5 MVAr capacitive reactive power. Figure 5 shows the waveforms generated by the AAC in this simulation.

First, the converter is very responsive. Second, the wave-form of the phase current in the AC grid connection is high quality with only very low amplitude harmonics, as shown by the Fourier analysis in Fig. 6. Third, the DC current exhibits the characteristic 6-pulse ripple inherent in the rectification method of this converter, but attenuated by an inductor placed between the converter and the DC grid. Fourth, this rectification action of the current is particularly observable in the fourth graph which shows the arm currents in phase A, indicating when an arm is conducting. Finally, the fifth graph presents the average voltage of the cells in both stacks of phase A, with their off-state voltage being controlled to stay at the reference value of 1.5 kV.

The voltage and current waveforms have been post-processed together with the switching commands sent to the converter from the controller, in order to determine the generated power losses. For this example, all the semiconductor devices were based on the same IGBT device [21] from which the losses curves have been extracted to compute the energy lost through conduction and switching at every simulation time step (2 μs). A simulation of 1.5 s was used in which the first 0.5 s was ignored in order to focus only on the steady state portion.

The results obtained are summarized in Table III. As can be observed in Table III, the switching loss relative to the total power losses is low, as could be expected from a multi-level converter, meaning that the conduction loss is dominant. However, the conduction loss is kept small despite the use of H-bridge cells by the fact that the stacks do not have to be rated for the full DC bus voltage because of the presence of the director switches; the conduction loss of a director switch device being less than that of an H-bridge cell. The director switches do not incur any switching loss thanks to the soft-switching capability of the arms (through controlling the arm current to zero before opening of the director switch).

![Simulation results of a 20-MW AAC model running in rectifier mode under normal conditions.](image)

**C. DC Fault Blocking Capability**

The intended ability to block current during dc faults was tested by simulating the temporary reduction of the dc bus voltage to zero, equivalent to a dc-side fault. The
graph in Fig. 8 shows the waveforms generated during this simulation, where the dc bus voltage is lost between 0.20 and 0.35 s followed by a ramp up back to normal operations. When observing the sequence of events during this simulation, it can be seen that when the dc voltage collapses to zero, it leads to a rapid discharge of the dc bus capacitor which is outside the control of the converter in opposition to the cell capacitors. At the moment of fault, the dc filter behaves similar to an RLC circuit with a precharged capacitor (20 kV) and inductor (1 kA), resulting in a theoretical peak current of 5.1 kA which is close to the current spike observed in the third graph. However, the fourth graph shows that the converter is able to keep control of the ac reactor current and its arm currents so that no fault current flows from the ac side to the dc side, demonstrating the dc fault blocking capability of the converter itself. Since the converter is no longer able to exchange active power with its dc bus voltage at zero, the active currents are controlled back to zero. Then, from 0.25 s, the AAC starts injecting 1.0-p.u. reactive current, thus acting as a STATCOM supporting the ac grid during the outage of the dc link. The stack in conduction at the instance of the fault sees its stored energy rise because it temporarily stores the still incoming energy (while the active current is being reduced), but converges back to its reference value over the period when the fault is present. Finally, when the dc voltage has returned, the converter is able to resume operation quickly. This simulation shows the ability of the AAC to cope with the dc-side fault and even run as a STATCOM to support the ac grid, in the absence of dc bus voltage. Furthermore, in the current simulation, the AAC keeps the same alternating mechanisms of its arms (mode A in Fig. 4) but, by activating both arms continuously (mode C in Fig. 4), the maximum reactive power could reach up to 2.0-p.u. current.

Finally, a large amount of the power losses comes from the dc inductor but this is not representative of a large converter. In this scale model of 20MW, the current at 1 kA is typical of a much later converter and it is the voltage that has been scalded down by reducing the number of cells and levels (while keeping the cell voltage at value typical of a larger converter 1.5 kV). Since the Q factor of the inductor and the current have not been scaled, the $I^2R$ loss in the inductor is proportionately large.

<table>
<thead>
<tr>
<th>Stack power losses</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conduction</td>
<td>103 kW</td>
</tr>
<tr>
<td>Switching</td>
<td>26 kW</td>
</tr>
<tr>
<td>Reverse Recovery</td>
<td>10 kW</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Director switch power losses</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conduction</td>
<td>36 kW</td>
</tr>
<tr>
<td>Switching</td>
<td>0 kW</td>
</tr>
<tr>
<td>Reverse Recovery</td>
<td>0 kW</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DC-filter power losses</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conduction</td>
<td>56 kW</td>
</tr>
</tbody>
</table>

| Total Power Losses          | 191 kW|
| Efficiency                  | 98.85 %|

4. CONCLUSION
The AAC is a hybrid topology between the two-level converter and the modular multilevel converter. By
combining stacks of H-bridge cells with director switches, it is able to generate almost harmonic-free ac current, as does the modular multilevel approach. And by activating only one arm per half cycle, like the two-level converter, it can be built with fewer cells than the MMC. Since this topology includes cells with capacitors which are switched into the current path, special attention needs to be paid to keeping their stored energy (equivalently, the cell capacitor voltage) from drifting away from their nominal value. By examining the equations, which govern the exchange of energy between the ac and dc sides, an ideal operating condition has been identified, called the “sweet spot.” When the converter is running at this condition, the energy levels of the stacks return to their initial values at the end of each cycle without any additional action. In cases where this equilibrium is not attained, an overlap period can be used to run a small dc current in order to balance the stacks by sending the excess energy back to the dc capacitors. A discussion of the total number of devices required by this topology has also been presented. Providing dc fault blocking and overlap both require more than the bare minimum number of cells, and adding cells does lead to increased conduction power loss which gives rise to a design tradeoff. Simulations of a small-scalemodel show that this converter is able to deliver performance under normal conditions, in terms of efficiency and current waveform quality, and provide rapid responses in the case of ac- or dc-side faults. Its ability to keep control of the current even during dc faults is a significant advantage, especially in multiterminal HVDC applications, and can be extended into STATCOM operation in order to support the ac grid during the outage, by providing potentially up to 2.0-p.u. reactive current.

5. REFERENCES


Authors:
IREDDI ARUN KUMAR, M-tech Student Scholar, Department of Electrical & Electronics Engineering, Prasiddha College Of Engineering & Technology (Pcet) East Godavari (Dist.); A.P, India, Email: ireddikumar@gmail.com

K. RAMANABABU, M.Tech., Assistant Professor, Department of Electrical & Electronics Engineering, Prasiddha College Of Engineering & Technology (Pcet) East Godavari (Dist); A.P, India, Email: k.ramanababu123@gmail.com