Digitally controlled boost PFC converter

Boubakeur, Bensaid
Laboratories Iricom, Université UDL de sidi Bel Abbes.
Algeria

Boubekeur Dehiba
Laboratories Iricom, Université UDL de sidi Bel Abbes.
Algeria

Abdelkrim Sellam
Laboratories Iricom, Université UDL de sidi Bel Abbes.
Algeria

Abstract. The goal of the paper developing a fully digital control for a boost power factor preregulator

- Exploiting the potentialities of digital control to compensate the digital delay computation approach controller improve the system’s dynamic performance

Keywords: Boost converter, digital controller, power factor correction, voltage compensator, current compensator

1. INTRODUCTION

Applications of digital controllers are becoming more and more widespread in power electronic converters. In the low-to medium power application, when the price of the controller cannot be compensated by the performance, the major drawback is the sample and hold time considered as delay introduced by a digital controller, which is minimized by high sampling frequency. Recent publications [6-12] demonstrate that purely digitally controlled PFCs are feasible and exhibit a number of benefits such as flexibility and programmability, decreased number of active and passive components, and, as a consequence, improved reliability, negligible and or compensatable offsets and thermal drifts. Additionally, digital control offers the potential of implementing sophisticated adaptive and nonlinear control methods to improve stationary and dynamic performance and to implement power management strategies to improve efficiency. However, the current control loop has to provide a much higher bandwidth than the voltage control loop. Therefore, high computing power and costly DSP would be needed if going fully digital. Even fully digital control still needs some analog circuits for time-critical safety shutdown or shunt signal amplification. Digital control is the trend for tomorrow’s DC power supply systems. Despite the merits of communication ability, noise immunity and capability to implement complex control methods. Digital control has its disadvantages. DPWM resolution and digital delay is the bottleneck in implementing digital control for PFC. It is necessary to know the requirement for ADC resolution, DPWM resolution and the system clock.

The paper presents the effect of digital delay and how it influences the performance of PFC are studied. The compensation method is proposed to improve PF with low current loop gain design. Simulation results are presented to prove the effectiveness of this solution.

2. PFC BOOST CONVERTER

Among the three basic power converters-buck, boost, buck-boost-the boost converter is the most suitable for use in implementing PFC. Because the boost inductor is in series with the line input terminal, the inductor will achieve smaller current ripple and it is easier to implement average current mode control. Buck converter has discontinuous input current and would lose control when input voltage is lower than the output voltage. The buck-boost converter can achieve average input line current, but it has higher voltage and current stress, so it is usually used for low-power application [17]. The power stage adopted in this paper is boost converter operating in continuous conduction mode. Figure 2 shows the circuit diagram of the boost PFC converter [17].

3. CURRENT LOOP COMPENSATION MODEL

The function of the current compensator is to force the current to track the current reference that is given by the multiplier and which has the same shape as the input voltage. So the current loop bandwidth must be higher than the reference bandwidth. For faithfully tracking a semi-sinusoidal waveform of 100Hz, the bandwidth of the current loop is usually set to 2-10 KHz [16]. Using the three terminal average models, a small-signal equivalent circuit of the current loop is shown in Figure 3.
The power stage small-signal duty-to-current transfer function is derived as follows [16]:

\[ G_{id} = \frac{i_{in}}{d} = \frac{2V_o}{R_L(1-D)^2} + \frac{1 + \frac{2R_L C}{L}}{R_L(1-D)^2} \cdot \frac{\frac{V_o}{T_s}}{\left(1 - \frac{1}{2}ight)} \]  

(1)

For \( s = j\omega \), when large enough, the high frequency approximation is can be derived:

\[ G_{id} = \frac{i_{in}}{d} \approx \frac{V_o}{L \cdot s} \]  

(2)

A small-signal discrete-time relation yields the control-to-current Transfer function:

\[ G_{idle}(z) = \frac{i_{in}(z)}{d(z)} = \frac{V_o \cdot T_s}{L \cdot (2-1)} \]  

(3)

Where \( V_c, V_{in}, V_o \) are steady state value and \( \bar{v}_{in}, \bar{v}_c, \bar{v}_o \) are small signal perturbations.

4. VOLTAGE LOOP COMPENSATION

Then, a low-frequency small-signal model is developed to design voltage Compensator, as shown in Figure 4.

5. PULSE WIDTH MODULATION RESOLUTION

Digital PWM resolution is closely related to the system clock. For a digital PWM whose operation is based on the system clock, the resolution is

\[ R = \frac{f_{\text{switch}}}{T_{\text{clock}}} \]  

(9)

\[ |W_{\text{PWM}}(j\omega)| \approx \frac{R}{2 \cdot \pi} \]  

(10)

Based on this approximation and some specific conditions in a certain control system, adequate resolution can be calculated.

6. DIGITAL DELAY

The sample and hold of continuous signals and the non-zero computation time cause delay in a digital control system. Delay in a system usually causes phase lag that leads to reduction of the phase margin.

7. COMPUTATION DELAY

The computation delay can be expressed as

\[ D_{\text{delay}} = e^{-sT_{\text{delay}}} \]  

(11)

Because in a PFC converter the fastest loop is the current loop, the digital delay affects the current loop most. Assuming the controller has one switching cycle or 10µs delay for ADC, PWM and computation, there is 29° phase shift reducing the phase margin by the same amount (shown in Figure 5). This delay has to be compensated to stabilize the system. It is predictable that compensating this delay will result in a poor current compensator performance. Its exact influence and compensation will be further.

Alternatively, we design the digital controller directly in z-domain employing the relation of z variable and s variable:

\[ z = e^{sT_s} \]  

(12)

Where \( T_s \) is the sampling cycle

These responses are directly related to the position of zeros and poles on the z plain Particularly, the computation delay \( T_{\text{delay}}=10\mu s \)

\[ e^{-T_{\text{delay}}s} \]  

(13)

Can be mapped into the origin as \( s \)

\[ \frac{T_{\text{delay}}}{T_s} \]  

(14)
The design target is similar to that of the analog compensator. For robustness, the phase margin is set to 45°. For a faithful tracking of the semi sinusoidal Waveform, the bandwidth is $\omega_c = 8$ KHz. To compensate the digital delay the one-zero approach, in which the zero is moved toward the origin.

10. ONE-ZERO APPROACH

The current compensator is

$$C(z) = K_p \frac{z - \alpha}{z - 1}$$  \hspace{1cm} (15)

$$T_c = C(z) G_{ldz} z^{-\frac{T_{delay}}{T_s}}$$  \hspace{1cm} (16)

The two design targets, crossover frequency and phase margin are used to determine two unknown variables, gain $K_p$ and zero, as follows:

$$\begin{cases}
T_c e^{j\omega_c T_s} = 1 \\
\angle T_c e^{j\omega_c T_s} = -180^\circ + 45^\circ
\end{cases}$$  \hspace{1cm} (17)

By solving Equation 17, the value of gain $K_p$ and zero $\alpha$ are obtained:

$K_p = 0.0036$

$\alpha = 1.44$

11. VOLTAGE LOOP COMPENSATOR

The discrete transfer function of the voltage compensator can be expressed as

$$G_{cv}(z) = \frac{k_{pp}}{z - \rho}$$  \hspace{1cm} (18)

$$g_{c} = k \frac{V_{in}^2}{V_0}$$  \hspace{1cm} (19)

From the given parameters, we can calculate that $g_c = 1.45$. Hence the discrete

Control-to-voltage transfer function is:

$$G_v(z) = \frac{g_c}{c} \frac{T_s}{z - 1}$$  \hspace{1cm} (20)

The voltage open loop gain is:

$$T_v = G_{cv}(z) G_v(z) z^{-\frac{T_{delay}}{T_s}}$$  \hspace{1cm} (22)

Since the voltage compensator gain at low frequencies is flat, the crossover frequency of voltage loop can be determined from
Thus, the bandwidth of the voltage loop is chosen to be 10~20Hz.

Thus we have two variables: the poles for voltage compensator $\rho$, and the gain of voltage compensator $K_{pv}$, so

\[
\left\{ \begin{array}{l}
T_{v} e^{jwT_{s}} = 1 \\
<T_{v} e^{jwT_{s}} = -180^\circ + 45^\circ 
\end{array} \right. \tag{24}
\]

From Equation 24, voltage compensator parameters are found:

\[K_{pv} = 0.0017 \]
\[\rho = 1.\]

12. SIMULATION RESULTS
The current control methods have been developed and implemented on the MATLAB/SIMULNK programming environment. The purpose of this simulation is to show the effectiveness for PFC circuit and in reducing the supply current harmonic distortion.

**Power Stage Parameters**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Boost Converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage $V_{in}$</td>
<td>45 V</td>
</tr>
<tr>
<td>Output voltage $V_{o}$</td>
<td>80V</td>
</tr>
<tr>
<td>Inductance L</td>
<td>1mH</td>
</tr>
<tr>
<td>Capacitor C</td>
<td>440 $\mu$F</td>
</tr>
<tr>
<td>load $R_{L}$</td>
<td>100$\Omega$</td>
</tr>
<tr>
<td>Switching frequency $f_{s}$</td>
<td>$= 100kHz$</td>
</tr>
</tbody>
</table>

**REFERENCES**

[1] Compliance Testing to the IEC 1000-3-2 (EN 61000-3-2) and IEC 1000-3-3 (EN 61000-3-3) Standards, Application Note 1273, Hewlett Packard Co., December 1995.


